Abstract-In this paper we introduce the algorithm and the fixed point hardware to calculate the normalized singular value decomposition of a non-symmetric matrices using Givens fast (approximate) rotations. This algorithm only uses the basic combinational logic modules such as adders, multiplexers, encoders, Barrel shifters (B-shifters), and comparators and does not use any lookup table. This method in fact combines the iterative properties of singular value decomposition method and CORDIC method in one single iteration. The introduced architecture is a systolic architecture that uses two different types of processors, diagonal and non-diagonal processors. The diagonal processor calculates, transmits and applies the horizontal and vertical rotations, while the non-diagonal processor uses a fully combinational architecture to receive, and apply the rotations. The diagonal processor uses priority encoders, Barrel shifters, and comparators to calculate the rotation angles. Both processors use a series of adders to apply the rotation angles. The design presented in this work provides 2.83 ∼ 649 times better energy per matrix performance compared to the state of the art designs. This performance achieved without the employment of pipelining; a better performance advantage is expected to be achieved employing pipelining.
I. INTRODUCTION
Emerging technologies require a high performance, low power, and efficient solution for singular value decomposition (SVD) of matrices. A High performance and throughput hardware implementation of SVD is necessary in applications such as linear receivers for 5G MIMO telecommunication systems [1] , various real-time applications [2] , classification in genomic signal processing [3] , and learning algorithm in active deep learning [4] . Matrix decomposition, and more specifically, SVD is also the most commonly used DSP algorithm and often is the bottle neck of various computationally intensive algorithms. For instance this is paramount for some the resent studies including performance analysis of adaptive MIMO transmission in a cellular system [5] , image compression [6] , and new image processing techniques of face recognition [7] .
The design of SVD arithmetic unit has been vastly investigated by the researchers. For effective implementation of SVD in the hardware, [8] presents BLV algorithm with a systolic architecture. This architecture uses a set of diagonal processors (DP) and a set of non-diagonal processors (NDP). The DP processor calculates, applies and transmits the horizontal (θ H ) and vertical (θ V ) rotation angles while NDP applies the received rotation angles. To calculate the division, square root, and multiplication required for this method Cavallaro uses the coordinate rotation digital computer algorithm (CORDIC) [9] . CORDIC algorithm is mainly credited to Jack Volder. This algorithm was originally introduced for solving the problem of real-time navigation [10] . CORDIC algorithm has been used in different math coprocessor [11] , digital signal processors [12] , and software defined radios [13] . Different implementation of CORDIC algorithm have been introduced, including but not limited to Higher Radix CORDIC algorithms [14] , Angle Recoding methods [15] , Hybrid and Coarse-Fine Rotation CORDIC [16] , Redundant-Number-Based CORDIC implementation [17] , Pipelined CORDIC architecture [18] , and Differential CORDIC algorithm [19] . A relatively comprehensive review of CORDIC algorithm is presented in [20] . To reduce the implementation complexity of SVD, different optimization have been proposed. Delsome proposed double rotations to avoid square roots and divisions for scaling [21] .
In 1991 Gotze introduces an algorithm that combines the inner-iterations (CORDIC iterations) with outer-iterations of BLV algorithm (sweep). This method instead of calculating the accurate rotations, calculates the fast rotation (Givens fast rotations also known as Givens approximate rotations) angles which is equivalent to one iteration of CORDIC algorithm [22] , [23] . As the result this hardware does not require any look-up table, and calculating the rotation angles requires only one clock cycle. However this method has the following disadvantages:
1) The hardware implementation requires floating-point arithmetic.
2) The algorithm only works for symmetric matrices. 3) Using this method the BLV algorithm loses its quadratic convergence speed (quadratic to number of sweeps). 4) The proposed algorithm does not provide the "Normalized" results.
In this work we address the disadvantages of Givens fast rotations. The proposed hardware does not require the floatingpoint arithmetic, and as the result, it does not need the pre-processing (alignment of exponents) and post-processing (renormalization of matrices) blocks mentioned in implementations of Givens fast rotation. The algorithm that we proposed is able to handle symmetric as well as non-symmetric matrices (calculating the rotations for non-symmetric matrices require the calculation of two intermediate variable angles, proximate calculation of these two intermediate variables makes the calculation of rotation angles challenging and we were able to offer an adaptive solution for it). Also, the proposed algorithm provides the "Normalized" results. The rest of this work is organized as follows: First we introduce the method to merge the NSVD algorithm [8] with Givens fast rotations and Delsome double rotations method [24] . The result (ERNSVD algorithm) is similar to the Gotze work in [23] to find the Eigenvalues of a symetric matrix exept the algorithm is able to calculate the decomposition of a non-symetric matrix. In addition we introduce a method that directly calculates the horizontal and vertical fast rotations using the Forsythe and Henrici SVD (FHSVD) algorithm and called it expedite rotations SVD (ERFHSVD) [8] . We present a possible hardware implementation and provisions that make the fixed point implementation of these algorithm possible in section III. The hardware implementation is a design for decomposing a 2 × 2 matrix, as the basic building block for decomposition of matrices with larger size. In section IV the complexity of the suggested design is estimated based on two factors, resource requirement and the critical path delay.
Finally we conclude this Work in section VI.
II. ALGORITHM OF CALCULATING FAST ROTATION ANGLES FOR NON-SYMMETRIC MATRICES
This work is inspired by the Normalized SVD (NSVD) and FHSVD algorithm presented in [8] . We use the Givens fast rotations presented in [23] and double rotation by Delsome [21] to reduce the implementation complexity. In this section we briefly review the bases of our inspiration (NSVD, FHSVD algorithms, double rotations, and fast rotations) and introduce our measures (approximation error and norm of off-diagonal elements) for evaluation and comparison of different methods through this work. This section holds four subsections containing our three proposed algorithms as well as their comparison and also study of the relaxing the boundary conditions which will result in reduction in hardware complexity.
The fast rotation algorithm tries to find the closest angle (x) to any rotation angle (x) such that: first, |x| ≤ π 4 and also |tan(x)| = 2 −l ; l ≥ 0. The fast rotations do not symmetrize or diagonalize the matrix in one rotation, in fact they generate a more symmetric matrix with each rotation or they reduce the off-diagonal norm of the matrix; using this method the quadratic convergence properties of SVD algorithm is lost. We use the Delsome proposed double rotations method which for any rotation angle usesγ = γ 2 as rotation angles and applies the rotations twice [24] . This technique will eliminate the need for the calculation of square root function and division for scaling. This means adding one to l and applying two rotations with the angle equal to arctan(2 −l+1 ). We use˜for noting any angle or its tangent when Delsome double rotation and Gotze approximation are applied.
We assume the 2 × 2 matrix A and the decomposed matrix is defined as in (1) for the review of NSVD and FHSVD algorithms.
The NSVD algorithm calculates the first rotation to symmetrize the matrix using (2, and then using (3) generates the symmetric matrix. NSVD then uses (4) to find the diagonalizing rotations.
The FHSVD algorithm first calculates the α and β using (6) and (7) as the intermediate values, and using (8) and (9) the algorithm calculates the horizontal (Θ) and vertical (θ) rotations. In the last step FHSVD algorithm swaps the values of sin and cos and change the sign of these values if needed to make sure
[23] offers a floating point implementation and uses the exponent bits to calculate l. In fix point representation we introduce (12) to replace the exponent bits value of the original algorithm. This will reduce the function exp 2 (x) to a priority encoder applied on x, assuming x is an integer number. We will discuss this in more details in III. Equation system (11) is equal to checking the most significant bit (MSB) in two'scomplement representation.
There are two measures that are normally used in different Jacobi based decomposition.
1) The approximation error | d | in [23] for a 2 × 2 symmetric matrix defined as the absolute value of off diagonal element before and after the application of k th rotation (13) . The smaller | d | shows a more accurate approximation.
This is applied to the 2 × 2 matrix, and | d | Max < 1 is called error bound and is one of the two conditions to assure the convergence of the algorithm. The other condition is to keep the orthogonality of the rotation matrix. We plan to apply this measures to non-symmetric matrices so we extend the equation (13) to || D ||. Note that | d | is the same as || D || if the matrix is symmetric.
The approximation error (as the dependent variable) is normally measured for different values of τ (as the independent variable) as defined in (15) .
To extend equation (15) to an independent variable applicable to non-symmetric matrices, we define τ 1 and τ 2 in (16) and (17) accordingly.
1 τ2 = 0 and τ 1 = τ if the matrix is symmetric.
2) The Norm of the off-diagonal elements of a matrix versus (Vs.) the number of sweeps is the second metric used for measuring the quality of any fast rotation methods as well as the comparison of the diagonalization speed in different methods. In [23] this value is calculated for a 70 × 70 matrix. The elements of matrix are randomly generated numbers of normal distribution. We run the same test for 100 times and calculate the RMS (root mean square) of the off-diagonal norms (RM S ODN ) to keep the comparability and also keep the results accurate. Figure 1 shows the Off-diagonal Norm of a 70 × 70 vs. number of sweeps for the fast rotations (dotted curve) and the original Givens rotations (solid line). The dashed lines show the accuracy achievable by different number of bits. This figure provided in [23] is to support the fast rotations method with the following explanation: While achieving the accuracy of 16 bits or better; the original method requires seven iterations versus twelve iterations in the fast rotation method. One must realize that the calculation of 16-bit exact sine and cosine values requires more complexity. As an example if the sine and cosine are implemented using CORDIC method, it requires 16 inner iteration to calculate these values. In the next two subsection we will present two algorithms that are basic blocks of eminent rotations NSVD (ERNSVD). [23] A. Symmetrizing Algorithm Algorithm 1 is the approximation to the rotation angle achieved from equation (2) . Boundaries in Step 2 of the algorithm are based on the suggestion in [22] that guaranties |d| ≤ 1 3 . Authors in [23] explain that using Delsome double rotations this limit does not hold any more (this method will guaranties |d| ≤ 7 12 ); however, the authors explain that this is not an issue since the approximation error merges to the original bounds when the rotation angles get smaller. It should be mentioned that the bounds to approximation error is still less than one.
B. Diagonalizing Algorithm
Algorithm 2 is the approximation to the rotation angle achieved from equation (4) . Figure 2 demonstrates the || D || vs. τ when Algorithm 2 is applied on a symmetric matrix. Figure 3 demonstrates the || D || vs. τ 1 and τ 2 when Algorithm 2 is applied on a non-symmetric matrix with ideal symmetrizing rotations. The fast rotations NSVD (FRNSVD) algorithm is based on applying the fast symmetrizing and fast diagonalizing algorithms on a given matrix. Figure 4 demonstrates the || D || vs. τ 1 and τ 2 when Algorithm 1 and Algorithm 2 is applied on a non-symmetric matrix. The approximation errors are typically higher in this method compared to Figure 3 . This increase in the approximation error is expected since the approximation error of two algorithms can boost the total approximation error. Figure 6 compares the RM S ODN for NSVD, FRNSVD, and ERNSVD. The error floor that happens in iterations 19th and after in ERNSVD, and FRNSVD are due to the fixed point (32 bit) implementation of the algorithm.
C. Relaxing the Boundary Conditions
Implementing the case statement in Step 2 of both algorithms beside the two comparators requires two Barrel shifters,two adders to calculate the coefficients of N and an adder to calculate 1.5 × D. We can reduce the complexity of 
Step 2: Calculate lρ using following case statement:
Step 3: Calculate the (c, s) pair using the following case statement:
Step 4: Calculate the Symmetrizing Rρ: 
Step 2: Calculate lφ using following case statement:
Step 4: Calculate the diagonalizing Rφ using the following case statement: conditions by using (18) . This reduces the complexity of case statement to two comparators, an adder, and a Barrel shifter.
We study the effect of relaxing the conditions using both of the measures. Equation (18) provides an approximation that is accurate for higher ls while it is inaccurate for small ls. The solution is in limiting the rotation angles to smaller rotations (changing l = max(l + 1, 1) to l = max(l + 1, 2)); in another word, the rotation angles are over estimated when the original rotation is closer to π 4 . The empirical results of the simulation shows that changing both l ρ and l φ will result in reduced convergence speed. We found that the best combination is achieved by limiting the l ρ to minimum of two while l φ can get any positive integer value.
We called the relaxed version of fast rotations the expedite rotations NSVD (ERNSVD). Figure 6 compares the RM S ODN for NSVD, FRNSVD and ERNSVD. The RM S ODN are very close for both methods and with ERNSVD being less complex the new boundaries are studied after this point. Figure 5 demonstrates the || D || vs. τ 1 and τ 2 for ERNSVD. The FRNSVD has lower approximation error compare to ERNSVD when τ 1 or τ 2 are closer to zero. This is the effect of the empirical change we applied to the boundaries in equation (18) .
D. Direct Estimate Algorithm
One major contribution of this work is the algorithm that enable us to directly calculate the fast rotations for nonsymmetric matrices based on FHSVD algorithm. Assuming a 2 × 2 matrix is defined as in equation (1), FHSVD algorithm uses (6) and (7) to calculate α and β; then using those two values and equation (8) and (9), it calculates the vertical and horizontal Givens rotations. Note that for traditional rotation algorithm (proposed by Gotze [23] ), the value of β is zero, and we only need to calculate the value of α (Gotze algorithm is for symmetric matrices only).
While Gotze method [23] is using the same flow as in the calculation of accurate rotation angles and then divides the results by two to take benefit of double rotations, we use tan(x) ≈ x and the fact that this approximation is more accurate for smaller angels (lim
x−→0 = x), to provide more accurate estimation of rotation angels. Figure 7 shows the boundaries for the relaxed version with a rhombus indicator on the axis while the approximated angles are shown with circle indicators. This shows that as an example if the range of the tangent is between ( ) its approximation will be 1 2 . The notion B or b are used when the original rotation angle is larger than approximations while B is used for the bigger angle between α and β. The notion S or s are used when the rotation angle is smaller than its approximation while L is used for the bigger angle between α and β. Knowing if the fast rotation angle is overestimating or underestimating the original rotation angle might requires an extra comparator (depends on the implementation) in angle calculation circuit but it could provide considerable benefit as we will demonstrate in following sections TABLE I gives a better understanding of how the rotation angles (θ andΘ) are decided only based on having an approximation of α and β.α andβ are approximations to α and β that Delsome double rotation and angle approximation are both applied (In TABLE I α and β are half the rotation angles achieved from (6) and (7) to take advantage of tangent properties: lim tan(x)
x−→0 = x). Column θ in the table shows the possible range of θ based on the value ofα,β, and if the approximation angels are larger or smaller than the original rotation angles.θ big is the approximation if we use the biggest possible rotation angle in the range, andθ small is the approximation if we use the smallest possible rotation angle in the range (same notation is applied toΘ big andΘ small ). Choosing the bigger rotation angles in general might result in increased floor level of RM S ODN while it results in a faster convergence rate. Columnsθ andΘ in the table show the approximation we used in algorithm 3 as an example; however, this does not mean that any application of the algorithm has to use the same numbers. In fact we urge a search on the possibilities based on the application.
E. Reducing the Direct Estimation Complexity
Algorithm 3 shows the complete flow for the calculation ofθ andΘ. The complexity of angle calculation is optimized for achieving reasonable hardware complexity. In Step2 the calculation of (l1 temp , B) or (l2 temp , b) can be reduced to two comparison if we do not use B and b, and it will only affect one of the fast rotation angles in the TABLE I. This case statement is represented in (18) . We named this method ERFHSVD2. The || D || of ERFHSVD2 vs. τ 1 and τ 2 is demonstrated in Figure 9 . The comparison between the || D || of ERFHSVD and ERFHSVD2 shows higher values for ERFHSVD which is expected since ERFHSVD2 is the less complex approximation. The RM S ODN of both methods are represented in Figure 10 . The loss in convergence speed is two extra rotation at maximum performance for 32 bit representation, while it requires an extra comparator. The performance of unquantized representation of ERFHSVD2 is also demonstrated in Figure 10 to prove that the floor in the RM S ODN is due to the quantization and not approximations. This figure also demonstrates the difference between ERNSVD and ERFHSVD. The loss in convergence speed is four extra rotations at maximum performance for 32 bit representation, this difference is smaller when larger RM S ODN is acceptable. We must note that depending on the implementation, one iteration of ERFHSVD might be equal to applying two iteration of ERNSVD. The ERNSVD needs to calculate and apply the symmetrizing rotation and then calculate and apply the diagonalizing rotation. III. HARDWARE IMPLEMENTATION These algorithms can be implemented in different methods on the higher level. Figure 11 shows a high level systolic implementation of the decomposition algorithm for an 8 × 8 matrix. Figure 12 shows how the scheduling for this implementation can be organized so four independent rotations are applied in each clock cycle. Each pair shows the number of rows and columns that rotation is calculated from and applied to. While different high level designs choose different method to manage their memory unit, timing, and connections, majority of these architectures follow some common design footsteps. These architectures are constructed from two differ- 
Bb ( ent types of processor: diagonal and non-diagonal processors. The diagonal processor calculate, transmit and applies the horizontal and vertical rotations while the non-diagonal processor receives, and applies the rotations. Since all our contributions can be explained with more details in lower design discussions, we focus on the design of basic circuits for diagonal and non-diagonal processors (DP, and NDP). The discussed and presented are only one possible implementation. The two's complement representation is used in this deign to represent negative numbers. The fully combinational implementation of the design is discussed here. (p, q) =(1, 2)(3, 4)(5, 6) (7, 8) ( Algorithm 3 Algorithm to Directly Calculate the fast Rotation Angles for Non-Symmetric Matrices.
A. Calculating the Rotations
Input: A. Output: Rotation Matrix Rθ and RΘ.
Step 1: Calculate the initial values:
Step 2: Calculate lα and l β using following case statement:
Step 3: Calculate the l θ and lΘ using the following case statement:
Step 4: Calculate the Sθ and SΘ using the following case statement:
Step 5: Calculate the (cθ, sθ) and (cΘ, sΘ) pairs using the following case statement:t
Step 6: Calculate the rotation matrices Rθ and RΘ using the following case statement:
Θ. This circuit is only exists in diagonal processors (DPs). After calculating the value this circuit transmits the values to the circuit for applying rotations in the DP. This circuit also sends the required signals to the circuit for applying rotations in the same DP (lΘ, lθ, SΘ, Sθ,S N 1 , l Figure 14 demonstrates the diagram of the proposed design for the first step of ERFHSVD algorithm. This circuit generates the initial values for being used at the next steps in ERFHSVD algorithm. The inputs are the elements of 2 × 2 matrix that is the target of decomposition.
1 l ? Θ = 0 is the signal name and will be one if lΘ is equal to zero (this signal is used to make decision on cases in Step 2 of the Algorithm ??), and S N1 is the sign of the numerator in equation (6) .
N1
? =0
Step 1
Step 2
Step 4
Step 3 The MSB block does not have any cost in VLSI implementation and it is demonstrating that the most significant bit of the value is used to determine the sign (The implementation is two's complement). The blocks with | | on them are the circuits to calculate the absolute value of the input value. We assume this will cost an XOR complimenting circuit and an adder to calculate the two's complement of negative numbers.
To avoid overflow or the need to use saturation, the adder size of the | | circuits should be at least of the same size as the matrix input argument. The P-Enc blocks are priority encoders as explained in (12), where v is the valid signal and is zero when the input signal is equal to zero, and it is one for rest of the cases. The blocks with << 1 are indicating shifts to the left (or multiplying by two) and their VLSI implementation does not have any cost. The last two subtractors in this diagram have the size of ceil(log 2 (bit)) where the bit is the number of bits each element of input matrix is represented with. One of the conditions of the second step is to limit the value of K1 and K2 to the minimum of two. The over flow outputs of the last two subtractors are indicating a negative result since both inputs are positives.
2) ERFHSVD
Step 2: Figure 15 demonstrates the diagram of the proposed design for the second step of ERFHSVD algorithm. This block shows how l α is calculated. A similar block can be used to generate l β . This circuit uses an adder and a B-Shifter to generate the signals required for the case statement in Step 2. The blocks with << 1 are indicating shifts to the left (or multiplying by two) and their VLSI implementation does not have any cost. The adder, B-Shifter, and comparators are of the size bit. The last adder and mux in the block diagram are of the size ceil(log 2 (bit)). The L-Ckt is indicating a logical circuit that can be implemented with a and, or, and inverter representation or any other means necessarily. We have merged the case statements of Step 2 with the mathematics phrase comeing right after them and represented them both in one circuit. In fact the last multiplexer in the diagram is saturating the results to the minimum of two; while the "L-Ckt 2" is generating its select signal inputs. The "L- 
The signal K1 = 0 is generated with an eight-input NOR gate while the signal K = 1 is generated with a NOR gate and an inverter. We did not show these gates in the figure in favor of keeping the diagrams straightforward.
3) ERFHSVD
Step 3: Figure 16 demonstrates the diagram of the proposed design for the third step of ERFHSVD algorithm. This circuit takes the l α , l β , N 2
2 signals as inputs and outputs the values of lθ and lΘ to the circuit for applying rotations and the sign bit of l β − l α to Step 4. This design merges the case statement in Step 3 and the mathematical phrase after it, and implements both together. Shift left logical (SLL blocks marked with <<), adder, subtractor, and multiplexers blocks are of the size ceil(log 2 (bit)). The block that is supposed to determine if the result of the subtract is zero (this block is marked with ? = 0) requires a NOR gate of size ceil(log 2 (bit)) + 1 assuming that overflow (Ov) can happen and for detecting "one" an inverter and a NOR gate is required, since both l α and l β are positive an AND gate of size ceil(log 2 (bit)) with an inverter can be used to synthesize the block marked with ? = −1. This provision is taken to prevent the usage of comparators. The L-Ckt 1 applies any change necessary on the value of l β by adding zero, minus one, or minus two to it. The L-Ckt 2 generates the input signals to the mux based on the inputs to assure that correct values are assigned to lθ, and lΘ. Since l β ≥ 2, the result of the additions can not be negative, the Ov outputs of the adders can be ignored. The final multiplexer of the circuit is needed to guarantee that diagonalized output matrix is normalized. Using the circuit presented in Figure 16 with minor changes in L-Ckt 1 and L-Ckt 2 implementation, every different value in the first three rows of TABLE I can be assigned as the rotation angle. If implementation of more rows from the table is required, the circuit to detect plus and minus two also should be added and fed to the logical circuits. The simple design presented for this step of the algorithm would assist the designers to change table values based on their application need. For more complex design, in case the number of inputs to the logical circuits is high, an alternative design can be explored that two-input multiplexers (two AND gates of size ceil(log 2 (bit))) are used to impediment the second case statement in Step 3. The multiplexer swaps the value of lθ, and lΘ if (S D1 ⊕ S N 1 ) ⊕ (S D2 ⊕ S N 2 ) = 1. This will reduce the complexity of L-Ckt 1 and might eliminate the need for one of the adders. Figure 17 demonstrates the diagram of the proposed design for the fourth step of ERFHSVD algorithm. This circuit takes the sign bit of l β −l α (Sign(l β −l α )), N 2 ? = 0, N 1 ? = 0, S N 1 , S D1 , S N 2 , and S D2 as input and generates the sign of the rotations (S tildeΘ and S tildeθ ). Correct implementation of this step is vital for convergence of the iterations as well as achieving the normalized diagonal elements. For "L-Ckt 1", O 0 = I 0 I 2 I 3 + I 0 I 2 I 3 + I 0 I 2 , and O 1 = I 0 I 1 I 2 I3 + I 0 I 3 + I 0 I 2 + I 0 I 1 . Figure 18 demonstrates the diagram of the proposed design for applying rotations. This circuit includes the major part of the NDP (except memory units and the mechanism to receive the input arguments and transfer the results). Assuming a 2×2 matrix decomposition is presented in (19) . For an iterative algorithm this unit should be able to apply both rotation matrices on the old value of Σ Σ Σ (Σ Σ Σ Old ) based on the values of lθ and lΘ, it also should apply one rotation matrix on the old value of U (U Old ) based on the values of lθ and one rotation matrix on the old value of V (V Old ) based on the values of lΘ to generate the new values. The Sin ?3 signal is in fact one if S N ≥ 0 as we will explain in the next sub section. The initial value of Σ Σ Σ is A and the initial value of U and V is identity matrix. Figure 19 demonstrates the diagram of the proposed design for calculating the single Given's Rotation. It is important to note that applying a Given's rotation is in fact a multiplication of two 2 × 2 matrices. This is equal to eight multiplication and four addition if no other consideration is made about the implementation of the system. We can use this circuit to calculate the value of V and U . The scale circuit is demonstrated with doted outline to remind readers that its presence or implementation complexity (and accuracy as the result) can be adapted based on the application need. The Sin ? signal that is an input to each Multiply block shows if that block has to multiply the input argument with Sin(x) or Cos(x). A control unit can separately assign different values to each Multiply block, or it can choose to multiply the input value with Sin(x) or Cos(x). In the design the blocks are with a different color to make sure they multiply the input argument with Cos(x) while the normal blocks are multiplying the input arguments with Sin(x). Figure 20 demonstrates the diagram of the proposed design for calculating the single Given's Rotations. The same notation as in Fig 19 is used in this diagram . The circuit in this diagram has double complexity compared to the design of Figure 19 . This is expected since this circuit has to multiply the input 2 × 2 matrix with two rotation matrices of Rθ and RΘ.
4) ERFHSVD Step 4:

B. Applying the Rotations
A = U × Σ Σ Σ × V T (19)
1) Applying Double and Single Given's Matrix Rotations:
2) Multiplying and Scaling: The rotation angles are the approximations to t = |tan(x)| witht = |tan(x)| = 2 −l and as the result of applying double rotations the elements of any rotation matrix should be zero, one, or the values derived from equation (20) or equation (21) . The Sign in (21) will be determined in Step 4 (Sθ, or SΘ). The part 1 1+t 2 is common between all the coefficients and we will discuss it in detail after presenting the circuit which applies the uncommon part of the multiplications (this is refereed to as scaling) if the proposed circuit is able to apply any of these coefficients using only control signals then we can merge Step 5 and Step 6 in algorithm 3 (this is refereed to as multiplying). (20), the input value has to be shifted to the right twice the value of l and then subtracted from the original value (l = 0, Sin ? = 0, Comp ? = 1). The circuit should be able to apply equation (21) Figure 21 , we can assign Sin ? = S N 1 and just swap the input index for multiplexers if a unit needs to apply Cos(x) when S N 1 < 0. If the multiplication circuit belongs to a DP then the S N 1 signal of the same processor is used to determine the Sin ? signals, while if the circuit belongs to an NDP then S N 1 that is transmitted from the DP in the same row is used for determining the Sin ? signals in the first 4 Comp ? is one if the multiplicand is negative.
row of the double Given's rotations circuit and updating the values of U. The S N 1 that is transmitted from the DP in the same column is used for determining the Sin ? signals in the second row of the double Given's rotations circuit and updating the values of V.
Applying scaling is one of the more resource demanding parts in this design while it might not be necessary for every application to apply scaling coefficients when decomposing a matrix. This generally results in applying orthogonal rotation angles and an increase in the value of diagional elements of decomposition which might be acceptable for some applications. Comparing the fast rotations method with CORDIC method the complexity of the scaling circuit is increased when applying fast rotations. The fact that CORDIC method applies all the rotation angles and only the sign of the rotations are different results in a constant scaling value; while, the fast rotations can be different any time, this results in different scaling for different rotation angels. [23] and [22] suggest using the Tailor series representation of 1 1+t 2 as in (22) . The estimation of complexity depends on the implementation, but a simplified look at the problem is presented in [23] and [22] . The complexity of other CORDIC based implementations is also presented there. The implementation of the scaling factor for 32 bits implementation requires four Shifts and four additions. A closer look at the scaling coefficient would help reducing the complexity of scaling circuit to four addition, and one shift. Table II shows the scaling coefficient that needs to be applied for each rotation angle of tan(x) = 2 −l . Increase in the value of l causes the scaling coefficient to merge to one; as the result, for l ≥ 16 the 32 bit representation of the coefficient is rounded to one. The notation Z = Acc.{∆} ≫ δ is equal to Z = ∆ + ∆ >> δ which ∆ ≫ δ means arithmetic shift of the ∆ to right δ times. Figure 22 demonstrates the diagram of the proposed design for scaling in ERFHSVD algorithm.
In Figure 22 a 32 bit value is multiplied by scale factor λ based on the representation in the last column of table II. This circuit tries to gain the benefit from repetitive nature of coefficient λ. If l ≥ 16 then the scaling factor would simply be one. The circuit presented in this figure is not extendable directly for higher number of bits accuracy and it would be a simpler circuit for lower number of bits. The select signals for the multiplexers has to be assigned based on the value of l. For the multiplexer we assumed that the three and four-input multiplexers are made of twoinput multiplexers and rearrange them in a way that minimum number of two-input multiplexers are required. In addition, we assume that the Barrel shifters are made out of two-input multiplexers to be able to compare the complexity of the new implementation with the implementation that requires four shifts and four adds. Following the assumptions made, the shifts are requiring the use of B-Shifter since the value of l is different each time. Each B-Shifter will require 160 twoinput multiplexers, and our design will require 224 two-input multiplexers for the multiplexers represented in the circuit. This will result in saving 156 two-input multiplexers. This results is approximately saving the cost of one B-Shifter. This circuit also has effects on critical path delay. While a BShifter that uses 160 two-input multiplexer has five level of two-input multiplexers the multiplexers in our design at most have two levels. The major benefit of the circuit presented in Figure 22 is when some error occurs in applying the scaling factor is acceptable. If we implement the circuit only with the first subtraction, the maximum error in applying the scale coefficient will be 6.25%. If we represent the circuit with the second adder the maximum error in scaling coefficient will be 0.39% (it multiplies the input value with 0.797 instead of 0.8).
The circuit with three adders would have maximum of 0.024% error in applying the coefficients (it multiplies the input value with 0.7998 instead of 0.8). Due to the complexity of scaling circuit in comparison with the rest of the architecture and its variable importance due to the application, we recommend a detailed study for each application. Based on the required accuracy of the result the scaling circuit may be completely ignored or represented with lees complex and less accurate circuit. For example the two shifts that are represented in different color (and doted exterior line), their associated paths, and the last level of adder/multiplexer are only need to be implemented if 32 bit accuracy for the scaling coefficient is needed.
IV. COMPLEXITY
The calculation of computational complexity (delay, and resource requirement) depends on the multiple factors other than only the block diagram of the subsystem; however we will try to provide an approximation using some basic assumption to provide a better understanding of this work achievements. We divide the discussions to two sub sections of calculating and applying the rotations. We assume the critical path of any of the blocks in the block diagram representation of any circuit is known as it is represented with symbol ∆. We assume that every subtractor (Sub) is an adder with carry-in equal to one and an array of inverters; as the result, its delay is higher than an adder of same number of bits. We assume that the size of the inputs are Λ bits with λ = ceil(log 2 Λ).
For resource estimation, we use A as area or resources required for implementing of a particular circuit. The A ΛbitAdd 
A. Calculating the rotations
In order to be able to evaluate the delay of the system we assume that an adder of size Λ bits has higher delay than a B-Shifter of the same size.
1)
Step 1: The critical path starts from the subtractor that generates the absolute value of D1 or D2 in the first step and the adder that generates 1.5 × D1 in the second stage, instead of the adder that generates the N 1 or N 2 in the first Stage and the B-Shifter in the second stage. In (23) the critical path delay for the first step of ERFHSVD algorithm is presented.
The phrase ∆ ΛbitSub means that the critical path of a Λ bit subtractor; similar notations are used for other elements. The | | is the circuit calculating the absolute values, and ∆ ΛbitP −Enc refers to the critical path of a Λ bit P-Enc. As explained in the beginning of this section the delay path of the subtractor and | | can be translated to the delay of adders.
In (24) we tried to apply this.
We assume that ∆ N eg refers to the delay of an inverter and ∆ Compelement refers to the delay of a two-input XOR gate. We replaced the ∆ N eg with ∆ Inv (inverter) and ∆ Compelement with ∆ 2InpXOR (two-input XOR) and we will keep that notation hereafter. The Area required to implement this circuit is represented in (25) .
Step 2: In (27) the Critical path delay for the first step of ERFHSVD algorithm is presented. In this equation ∆ 2InpMux is the critical path delay of a two-input multiplexer.
Where,
The Area required to implement this circuit is represented in (30) .
Where, (29) and
3)
Step 3: In (33) the Critical path delay for the first step of ERFHSVD algorithm is presented. In this equation ∆ 2InpMux is the critical path delay of a two-input multiplexer.
If we assume the four-input multiplexer is made of two levels of two-input multiplexers, we can further simplify the equation.
where,
The Area required to implement this circuit is represented in (34). We assume that nine-input NOR and AND gates do require the same area.
If we assume that a four-input multiplexer, is made of three, two-input multiplexers the area requirement is presented in (39).
and,
Step 4: In (38) the area requirement of the proposed circuit for the fourth step of ERFHSVD is estimated. The Critical path delay of this circuit is not presented since the delay of that circuit does not have any affect on the total delay of the design. In fact the delay of this step is less than the delay of the third step of the algorithm which runs in parts parallel to this step of the ERFHSVD algorithm.
B. Applying the rotations
The circuit of applying the rotations has expanding symmetry and is self-similar. This simplifies its implementation and complexity estimation. This also makes it a good candidate for pipelining. A high level look at the design of this circuit shows that it is made of 4 similar blocks each capable of applying single Given's Rotation. The critical path is determined by the circuit that applies double Given's rotations.
Assuming that the circuit of multiply as it represented in Figure 21 the followings equation will calculate the area and latency of the Multiply circuit.
Considering the circuit represented in Figure 21 for Scaling, we calculate the delay and area requirement of this circuit for a 32 bit representation.
V. RESULTS
We implemented the architecture presented in this work. Our implementation uses a 16 bit fixed point representation at the input (this number changes in the internal levels). We did not consider use of pipelining technique since pipelining and its achievable gain is orthogonal to the main idea of this paper. The use of the pipelining and parallel hardware can be employed without any complications since the matrices are independent of each other. The use of parallel hardware can increase the throughput while it dose not effectively benefit the hardware efficiency and our design hardware efficiency will be poorer than some of the previous designs; on the other hand using pipelining will increase the throughput as well as hardware efficiency.
The comparison of the presented method in this with some of the state of the art works is presented in inverse chronological order in Table III . This results show considerable improvement in energy per matrix target function over other designs. The sate of the art designs apply their algorithm on complex matrices, while our approach is employed to take advantage of reduced complexity achievable. This approach is valid since the recent publications are using SVD on the complex valued channel matrix of telecommunication systems; however for an application that requires the decomposition of a real valued matrix it is not that efficient. Any complex valued channel matrix can be converted to real valued channel matrices with four times the number of elements. To keep comparability we presented our synthesis results in a comparable form. A 2 × 2 matrix size in Table III is a 2 × 2 complex valued matrix and equivalent to a 4 × 4 real valued matrix.
For comparison we considered the most resent designs that are able to calculate the SVD of nonsymmetric matrices and decompose a matrix to three matrices of U, Σ, and V. Our goal is to show how our proposed design is able to provide energy efficient design with minimal hardware complexity. Due to the lack of pipelining and parallelism our proposed hardware does not achieve high hardware efficiency but the achievable gain from those methods is orthogonal to the benefit of this work original idea. In Table III the results for various target functions are presented. In the telecommunication era power consumed to accomplish a task (as an indicator to show how fast the portable devices will drain their power using that particular device), and the throughput of a system are of the most importance. The value of the target function energy per matrix holds the effect of both important parameters. This parameter does not include the effect of hardware complexity. energy per matrix is the target function that can be used for comparison in this case. This function is able to project the effect of power consumption and throughput at the same time and ignores the effect of orthogonal techniques used for reducing the power, however, this function is still not able to eliminate the effect of hardware reuse in pipelining.
Beside the works compared in the Table III authors in [25] use a method called supper linear SVD (SL-SVD) and are able to decompose a matrix sizes of 1 × 1 ∼ 4 × 4 very efficiently. The only downside to this algorithm is that it relies on the matrix quality and the channel characteristic. This matrix characteristic is harder to achieve with bigger size matrices. The convergence of this algorithm riles on all the singular values being different and in the case of two or more singular values being equal this algorithm never converges.
In comparison with [26] our design achieves a lower throughput in smaller matrix sizes while our design without using any pipelining is able to achieve 23% higher throughput for an 8 channel matrix. Authors in [26] use different bit sizes (12 ∼ 16) for different matrix size (2 × 2 ∼ 8 × 8) and uses different number of sweeps (3 ∼ 15) for various matrix sizes. This method is also only designed to calculate the SVD of square matrices with even number of rows with complex elements. Our design on the other hand keeps the 16 bit 5 input accuracy for all the matrix sizes, and maps the number of sweeps used in [26] to the equivalent number for fast rotations method based on the values demonstrated in Figure 10 . The proposed design is also able to decompose any square matrix of size 1 × 1 ∼ 8 × 8 (complex valued elements) and is able to as effectively decompose matrices with real valued element. In term of energy efficiency or our target function of energy per matrix our design provides 2.83 ∼ 5.32 (2.83 achieves from comparison of 8 × 8 matrices and 5.32 from comparison of 2 × 2 matrices) times better efficiency.
The authors of [27] and [28] do not provide the power consumption of their design. The hardware complexity of the design represented in these works is considerably lower specially for lower sized matrices, however the throughput and normalized throughput of those designs is also lower. This in other word means that the hardware efficiency of these designs is lower and they are not good candidates for high throughput applications.
The authors in [29] use a Givens Rotation based design with a bipartite decomposition algorithm. First they convert a general matrix to a bidiagonalized matrix. The next step is to nullify the off diagonal elements. This design is capable of calculating both SVD and QRD (QR Decomposition). The proposed architecture in [29] is only capable of decomposing 4 × 4 matrices. Various techniques including pipelining, hardware sharing, and early termination are utilized to increase the hardware efficiency and throughput of the design. In the Table III the power consumption of the design is mentioned with and without utilization of early termination process. this is to provide a fair comparison number since the gain achieved from early termination is application specific and also other designs could employ it. This design adopts a 12 bit implementation in contrast with our 16 bit implementation. The energy per matrix function of this design is 15.4% better than our proposed design and its hardware complexity is 0.72% higher.
In comparison with [30] the energy per matrix of our proposed design is 649 ∼ 36.131 times for matrix sizes of 2 × 2 ∼ 8 × 8 respectively. This benefit is achieved as the result of lower power usage of our work which is due to the simplicity of the hardware and eliminating the need for multiple pipeline registers. The achievable throughput and normalized achievable throughput are also higher in our proposed design.
In conclusion in term of Throughput as the target function, this design shows a superior performance compared to the works presented in [27] , [30] , and [28] . The work in [26] is 4.51 times better than our design for matrix size of 2×2; while this gap in the throughput result is reduced with the increase in the matrix size, and our design provides 1.24 times better throughput for 8×8 matrices. This achievement is considerable since our design does not use any parallelism or pipelining. In term of hardware efficiency or Normalized Throughput function the design presented in this work provides better 5 To achieve the required accuracy in 16 bit implementation in scaling circuit it is only critical to implement the B-Shifter, Subtractor, and first adder.
results than the work presented in [27] , [30] , and [28] . While the normalized throughput of this work is 1.47 ∼ 3.931 times for matrix sizes of 2 × 2 ∼ 8 × 8 respectively compared to the work presented in [26] , this is not far from expected since we expected the hardware efficiency of our design to be poorer.
VI. CONCLUSION
In this work, for the first time we presented an algorithm that directly estimates the fast rotations for singular value decomposition of a non symmetric matrix. This method, unlike the previous efforts to implement an eigenvalue decomposition, is able to provide the "Normalized" results. An implementation is presented for 2 × 2 matrix as the basic block cell of any matrix of higher size. Unlike the previous efforts the proposed hardware does not require any floating point representation or hardware. The analysis of implementation requirement and complexity is also presented. The hardware complexity of the 2 × 2 matrix decomposer is much lower than the previous floating-point implementations. This design provides 2.83 ∼ 649 times better energy per matrix performance compared to the most resent designs. 
